

FIG. 1




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B




FIG. 5

| μ -com LOS WIN | | | | WINDOW TIME | DIVIDING TIMER |
|--------------------|----|----|----|-------------|----------------|
| D3 | D2 | D1 | D0 | (ns) | |
| 0 | 0 | 0 | 0 | 25.7 | 77.76 M/4 |
| 0 | 0 | 0 | 1 | 77.2 | 77.76 M/8 |
| 0 | 0 | 1 | 0 | 128.6 | 77.76 M/12 |
| 0 | 0 | 1 | 1 | 180.7 | 77.76 M/16 |
| 0 | 1 | 0 | 0 | 231.5 | 77.76 M/20 |
| 0 | 1 | 0 | 1 | 282.9 | 77.76 M/24 |
| 0 | 1 | 1 | 0 | 334.3 | 77.76 M/28 |
| 0 | 1 | 1 | 1 | 385.8 | 77.76 M/32 |
| 1 | 0 | 0 | 0 | 437.3 | 77.76 M/36 |
| 1 | 0 | 0 | 1 | 488.7 | 77.76 M/40 |
| 1 | 0 | 1 | 0 | 540.1 | 77.76 M/44 |
| 1 | 0 | 1 | 1 | 591.6 | 77.76 M/48 |
| 1 | 1 | 0 | 0 | 643.0 | 77.76 M/52 |
| 1 | 1 | 0 | 1 | 694.5 | 77.76 M/56 |
| 1 | 1 | 1 | 0 | 745.9 | 77.76 M/60 |
| 1 | 1 | 1 | 1 | 797.3 | 77.76 M/64 |

FIG. 6







FIG. 7









FIG. 10




FIG. 11

3A: WORK UNIT




FIG. 12





FIG. 13










FIG. 15










FIG. 18




FIG. 19




FIG. 20





FIG. 21



[INTERNAL TIMER (1ms/100ms)]




FIG. 22A

[EXTERNAL TIMER (EXT TP)]




FIG. 22B

FIG. 23

1) OPERATION AFTER POWER ON RESET IS CANCELED
(INITIAL WINDOW)




FIG. 24

2) OPERATION FOR CANCELLATION AFTER 1ms PROTECTION
(INITIAL WINDOW → NORMAL WINDOW)




FIG. 25

3) STATE WHEREIN READ TP IS DISPLACED TO LEFT SIDE OF INITIAL WINDOW




FIG. 26

4) STATE WHEREIN READ TP IS DISPLACED TO RIGHT SIDE OF INITIAL WINDOW




FIG. 27

5) STATE WHEREIN READ TP IS DISPLACED TO LEFT SIDE OF NORMAL WINDOW




FIG. 28

6) STATE WHEREIN READ TP IS DISPLACED TO RIGHT SIDE OF NORMAL WINDOW




FIG. 29

PHASE OFFSET DETECTION SIDE EXHIBITS MINIMUM DELAY FROM INPUT TP




FIG. 30

PHASE OFFSET DETECTION SIDE EXHIBITS MAXIMUM DELAY FROM INPUT TP




FIG. 31




FIG. 32




FIG. 33




FIG. 34

PHASE OFFSET DETECTION SIDE EXHIBITS MINIMUM DELAY FROM INPUT TP




FIG. 35

PHASE OFFSET DETECTION SIDE EXHIBITS MAXIMUM DELAY FROM INPUTTED TP




FIG. 36




FIG. 37





FIG.38A



Bit-DELAY (78 CONVERSION)

- ① TP PHASE DIFFERENCE FROM STS SF WK, Pt OF INF CARD--Min: 0ns Max: 4bits
- ② bit-DELAY OF CMOS LOGIC ON INF CARD ----- Min: 1ns Max: 28bits
- ③ MUX SIDE bit-DELAY OF BIF-SLSI ON INF CARD ----- Min: 22.5bits Max: 39.5bits
- ④ DMUX SIDE bit-DELAY OF BIF-SLSI ON STS-SF CARD --- Min: 4.875bits Max: 6.875bits
- ⑤ LOGIC DELAY OF STS TSI LSI ----- Min: 4bits Max: 14bits

TOTAL Min: 31.375bits Max: 92.375bits

FIG.38B




FIG. 39




FIG. 40A

| BANDWIDTH | ① → ② → ③ → ④ | OPERATION MODE |
|-----------|-------------------------------------|------------------|
| 0 | 19.44M → 19.44M → 155.52M → 155.52M | OPERATION MODE A |
| 1 | 77.76M → 77.76M → 155.52M → 622.08M | OPERATION MODE B |

FIG. 40B




FIG. 41




FIG.42

TRANSMISSION SIDE FORMAT CONVERSION




FIG. 43A

| BANDWIDTH | ①→②→③ | OPERATION MODE |
|-----------|----------------------------|------------------|
| 0 | 155.52M → 155.52M → 19.44M | OPERATION MODE A |
| 1 | 622.08M → 155.52M → 77.76M | OPERATION MODE B |
| 1 | 155.52M → 155.52M → 77.76M | OPERATION MODE C |

FIG. 43B




FIG. 44

RECEPTION SIDE FORMAT CONVERSION




FIG. 45




FIG. 46




FIG. 47




FIG. 48




FIG. 49




FIG. 50




FIG. 51




FIG. 52




FIG. 53

| | | | | | | | | | | | |
|---|-----|-----|-----|-----|---|---|---|---|---|----|-----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 89 | 90 |
| 1 | A1 | A2 | C1 | 522 | | | | | | | 608 |
| 2 | B1 | E1 | F1 | 609 | | | | | | | 695 |
| 3 | D1 | D2 | D3 | 696 | | | | | | | 782 |
| 4 | H1 | H2 | H3 | 0 | 1 | 2 | 3 | 4 | 5 | 85 | 86 |
| 5 | B2 | K1 | K2 | 87 | | | | | | | 173 |
| 6 | D4 | D5 | D6 | 174 | | | | | | | 260 |
| 7 | D7 | D8 | D9 | 261 | | | | | | | 347 |
| 8 | D10 | D11 | D12 | 348 | | | | | | | 434 |
| 9 | Z1 | Z2 | E2 | 435 | | | | | | | 521 |